



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Pavel Horsky and Ivan Koudar § Group Art Unit: 2836
Serial No.: 10/810,303 §
Filed: March 26, 2004 § Examiner:
For: Method and Device for Short Circuit § Atty. Dkt. No.: BGC.0006US
or Open Load Detection § (A2262-US)

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

TRANSMITTAL OF CERTIFIED COPY


Sir:

Attached please find the certified copy of the foreign application from which priority is claimed for this case:


Country: EP
Application Number: EP 03447077.3
Filing Date: April 2, 2003

Respectfully submitted,

Date: Aug. 9, 2004



Dan C. Hu
Registration No. 40,025
TROP, PRUNER & HU, P.C.
8554 Katy Freeway, Ste. 100
Houston, TX 77024
(713)468-8880 [Phone]
(713)468-8883 [Fax]

Date of Deposit: August 9, 2004
I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Assistant Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.


Ginger Yount

THIS PAGE BLANK (USPTO)



**Europäisches
Patentamt**

**European
Patent Office**

**Office européen
des brevets**

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

03447077.3

**CERTIFIED COPY OF
PRIORITY DOCUMENT**

Der Präsident des Europäischen Patentamts;
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets
p.o.

R C van Dijk

THIS PAGE BLANK (USPT



Anmeldung Nr:
Application no.: 03447077.3
Demande no:

Anmeldetag:
Date of filing: 02.04.03
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

AMI Semiconductor Belgium BVBA
Westerring 15
9700 Oudenaarde
BELGIQUE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.
If no title is shown please refer to the description.
Si aucun titre n'est indiqué se referer à la description.)

Method and device for short circuit or open load detection

In Anspruch genommene Priorität(en) / Priority(ies) claimed /Priorité(s)
revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/
Classification internationale des brevets:

H02H3/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of
filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL
PT RO SE SI SK TR LI

THIS PAGE BLANK (USPTO)

Method and device for short circuit or open load detection

Technical field of the invention

The present invention relates to methods and circuits for detecting error conditions such as open load or short circuit conditions on a pin.

5 Background of the invention

Several types of circuits used for detecting open load or short circuit condition on a pin exist. Some of those are not able to distinguish between open load and short circuit condition.

US-4962350 describes an automatic load condition detection system for
10 detection of a normal or abnormal load condition. The system described distinguishes between short circuit condition and open load condition. A two-phase measurement is used. During a first phase, a load current is supplied to a load from a power source device. In a first phase, a discrimination is made between an abnormal operating condition with the load in an open circuit
15 condition, and another operating condition. If, during the first phase, it is detected that the load is not in an open circuit condition, then during a second phase there is discriminated between a normal operating condition and short circuit condition of the load. If either a short circuit condition or an open circuit condition of the load is detected, then either a short circuit detection signal or an open circuit
20 detection signal representing said condition is outputted from the load condition detection system.

The device described in the above document is not able, once a short circuit condition has been detected, to distinguish between short circuit to battery or short circuit to ground.

25 Summary of the invention

It is an object of the present invention to provide a method and device for detecting error conditions on a pin, more particularly to provide a method and device for detecting error conditions which discriminates between open load condition, short circuit to battery or short circuit to ground.

30 The above objective is accomplished by a method and device according to the present invention.

The present invention provides a method for detecting an error condition associated with a load or a connection to the load, comprising:

during a first diagnosis phase, determining whether the load and/or the connection to the load are in a normal operation condition or in an error condition,

5 and

if the load and/or the connection to the load is in an error condition, during a second diagnosis phase determining an open load condition, short circuit condition to ground or a short circuit condition to a power supply.

10 The load may comprise an energy storing element, such as a capacitor or an inductor, e.g. an external capacitor applied to filter out noise from the load signal.

In a method according to the present invention, where the load is in a starting state before the first diagnosis phase, the method may further comprise carrying out, after the second diagnosis phase, a resetting phase for resetting the
15 load to the starting state. With a starting state is meant the amplitude and sense of e.g. current flowing into or out the memory element, or of a voltage drop across the memory element.

The first diagnosis phase may comprise monitoring whether a first parameter associated with the load is below a first pre-determined low level or is
20 above a second pre-determined high level, i.e. goes outside a predetermined window, and if so, reporting that the load is in an error condition. The second diagnosis phase may comprise changing a second parameter associated with the load so as to escape the error condition. The first parameter may be a voltage drop across the load and the second parameter may be a current flowing in or out
25 the load. Alternatively the first parameter may be current, and the second parameter may be a voltage.

In a method according to the present invention, the load is connected to a pin. The second diagnosis phase may comprise changing the amplitude of the current flowing in or out the load so as to change a voltage on the pin. The
30 amplitude of the current may be changed so as to be larger than a minimum level

$$IDiagMin = \frac{\Delta V \cdot A_{ext}}{t}$$
, ΔV being a reference voltage, A_{ext} being a memory value of the energy storing element, for example the capacitance of an external capacitor,

and t being the time between the change of the amplitude of the current and a moment of measuring the voltage on the pin.

The second diagnosis phase may comprise changing the polarity of the current flowing in or out the load so as to escape from the error condition.

5 The resetting phase may comprise changing a third parameter associated with the load. Most often, the third parameter will be the same as the second parameter which is changed during the second diagnosis phase. The third parameter may be current through the load, wherein the polarity of the current
10 flowing in or out the load is changed with respect of the polarity of the current flowing through the load during the second diagnosis phase.

The present invention also provides an error detection apparatus for detecting an error condition associated with a load or a connection to the load. The apparatus comprises:

first diagnosis means for determining whether the load and/or the connection to
15 the load are in a normal operation condition or in an error condition, and second diagnosis means for, if the load and/or the connection to the load is in an error condition, determining an open load condition, short circuit condition to ground or a short circuit condition to power supply.

20 The load may comprise an energy storing element such as a capacitor or an inductor for example.

An apparatus according to the present invention, for detecting an error condition on the load in a starting state, may further comprise resetting means for resetting the load to the starting state.

25 The first diagnosis means may comprise means for monitoring whether a first parameter associated with the load is below a first pre-determined low level or is above a second pre-determined high level, and reporting means for reporting that the load is in an error condition. The first parameter may be a voltage drop across the load. The first diagnosis means may comprise comparing means for comparing the first parameter with the pre-determined low level and
30 with the pre-determined high level. the comparing means may comprise at least one comparator.

The second diagnosis means may comprise means for changing a second parameter associated with the load so as to escape the error condition. The

second parameter may be a current flowing in or out the load. When the load is connected to a pin, the second diagnosis means may comprise means for changing the amplitude of the current flowing in or out the load so as to change a voltage on the pin. The means for changing the amplitude of the current may

5 change the current so as to be larger than a minimum level $IDiagMin = \frac{\Delta V \cdot A_{ext}}{t}$,

ΔV being a reference voltage, A_{ext} being a memory value of the energy storing element, for example capacitance of external capacitor C_{ext} , and t being the time between the change of the amplitude of the current and a moment of measuring the voltage on the pin.

10 The second diagnosis means may comprise polarity changing means for changing the polarity of the current flowing in or out the load so as to escape from the error condition.

The resetting means may comprise means for changing a third parameter associated with the load. The third parameter may be current through the load, wherein the polarity of the current flowing in or out the load is changed with respect of the polarity of the current flowing through the load during the second diagnosis phase.

20 These and other characteristics, features and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, which illustrate, by way of example, the principles of the invention. This description is given for the sake of example only, without limiting the scope of the invention. The reference figures quoted below refer to the attached drawings.

Brief description of the drawings

25 Fig. 1 illustrates a circuit for error detection on a load according to the present invention.

Fig. 2 illustrates a timing diagram for open load detection according to the present invention.

30 Fig. 3 illustrates the battery voltage range of a detection circuit according to the present invention, with indication of error conditions.

Description of illustrative embodiments

The present invention will be described with respect to particular embodiments and with reference to certain drawings but the invention is not limited thereto but only by the claims. The drawings described are only schematic
5 and are non-limiting. In the drawings, the size of some of the elements may be exaggerated and not drawn on scale for illustrative purposes.

The terms first, second, third and the like in the description and in the claims, are used for distinguishing between similar elements and not necessarily for describing a sequential or chronological order. It is to be understood that the
10 terms so used are interchangeable under appropriate circumstances and that the embodiments of the invention described herein are capable of operation in other sequences than described or illustrated herein.

It is to be noticed that the term "comprising", used in the claims, should not be interpreted as being restricted to the means listed thereafter; it does not
15 exclude other elements or steps. . Thus, the scope of the expression "a device comprising means A and B" should not be limited to devices consisting only of components A and B. It means that with respect to the present invention, the only relevant components of the device are A and B.

Similarly, it is to be noticed that the term "coupled", also used in the claims,
20 should not be interpreted as being restricted to direct connections only. Thus, the scope of the expression "a device A coupled to a device B" should not be limited to devices or systems wherein an output of device A is directly connected to an input of device B. It means that there exists a path between an output of A and an input of B which may be a path including other devices or means.

25 According to an embodiment of the present invention, voltage on a selected sensor pin SP, to which a current source is connected, is monitored. In a first phase, it is determined whether a load is in a normal or abnormal operation condition. With "load" in the present patent application is not only meant the external load R_L itself, but also the connection P to said external load R_L . Not only
30 the load R_L can be defective; also the connection P to that load R_L , the wire, can be broken or shorted to battery (power supply level) or ground. All these conditions should result in a defective load error message.

If the load is in an abnormal operation condition, then in a second phase, it is determined whether the load is in a short to battery, short to ground or open load condition. When an open load failure appears, this is detected in every measurement cycle.

- 5 The above diagnosis on a sensor pin SP is done regularly, repeating with some repetition period. It is important that, once an error has been detected, this error is correctly detected in all diagnosis runs. Therefore, a resetting phase is introduced.

10 According to an embodiment of the present invention, a circuit for detection of error conditions - short to battery, short to ground or open load - comprises two current sources I_{SRC} and I_{SINK} , as illustrated in Fig. 1. The current sources can be part of a current digital-to-analog converter (DAC) used to drive the sensor in normal operation mode.

15 The circuit furthermore comprises comparing means, such as for example a first comparator CMP_{HI} and a second comparator CMP_{LO} . The positive input terminal of the first comparator CMP_{HI} and the negative input terminal of the second comparator CMP_{LO} are connected together.

20 Optionally, the positive input terminal of the first comparator CMP_{HI} and the negative input terminal of the second comparator CMP_{LO} may be connected to a switching means SW1 to a pin SP. Switching means SW1 may be any kind of suitable switch, such as a mechanical switch or an electronic switch such as a transistor device for example. Switching means SW1 is used for multiplexing the comparing means, e.g. the first and second comparators CMP_{HI} and CMP_{LO} , between different sensor pins. If no switching means is provided, then the
25 comparing means, e.g. the first and second comparators CMP_{HI} , CMP_{LO} , are always connected to one and the same sensor pin and cannot be shared.

30 The negative input terminal of the first comparator CMP_{HI} is connected to a first voltage reference source V_{ref1} , which in turn is coupled to the supply power level VDD, so that the negative input terminal of the first comparator CMP_{HI} is at a potential level V_{refHI} . The positive input terminal of the second comparator CMP_{LO} is connected to a second voltage reference source V_{ref2} , which in turn is coupled to the ground, so that the positive input terminal of the second comparator is at a potential V_{refLO} .

It is to be noted that, on a printed circuit board (PCB), an energy storing element is present, such as a capacitor C_{ext} that is connected between the sensor pin SP and the ground or any other fixed potential, or such as an inductor (not represented in the drawings) that is coupled in series with the load, which makes the detection of open load condition more difficult.

The error condition detection according to the present invention is done as follows.

In a first phase, diagnosis phase I, as shown in Fig. 2, during a normal operation measurement cycle, the first and second comparators CMP_{HI} and CMP_{LO} are connected through switching means SW1 to the sensor pin. Output signals OUT_{HI} , OUT_{LO} of the first and second comparators CMP_{HI} , CMP_{LO} are strobed at strobe 1. The first and second comparators CMP_{HI} , CMP_{LO} are monitoring whether the voltage on the pin SP goes below a certain level V_{refLO} or above a certain level V_{refHI} . If so, for example if any of the output signals OUT_{HI} , OUT_{LO} of the first and second comparators CMP_{HI} , CMP_{LO} is at one, the device reports a failure on the sensor pin SP.

Table I gives an overview of possible conditions detected during diagnosis phase I.

| Phase I (Strobe 1) | | Phase I Diagnosis result |
|--------------------|------------|--------------------------------|
| OUT_{HI} | OUT_{LO} | |
| 0 | 0 | No error |
| 1 | 0 | Error condition (high voltage) |
| 0 | 1 | Error condition (low voltage) |

Table I

To be able to correctly distinguish between short to battery, short to ground and open load condition, a second phase of diagnosis, comprising two sub-phases IIa, IIb, needs to be activated. In normal mode, i.e. in case of non-error condition, this phase is disabled.

The second phase is activated by a processor controlling the sequence, also called a master or a master controller, only when the master is sure that there is a real problem on the sensor pin, i.e. not in case of e.g. EMC distortion of a signal. If activated without real problem, this second phase could destroy the sensor.

During the first sub-phase IIa of the second diagnosis phase, the current flowing in or out the pin SP is changed to a pre-determined polarity and to a pre-determined level. Polarity of the current depends on the type of detected error, and the amplitude of the current is, when necessary, i.e. when it is smaller than a
 5 minimum current level, increased to be able to change the voltage on the pin SP, where the external capacitor C_{ext} is connected, before a second strobe period (strobe 2 in Fig. 2).

A minimum current is needed to change the voltage on the sensor pin SP in order to escape from the error condition. This minimum current is:

$$10 \quad I_{DiagMin} = \frac{\Delta V \cdot C_{ext}}{t}$$

where ΔV is the voltage V_{ref} ,

C_{ext} is the capacitance of the external capacitor connected to the sensor pin SP,

t is the time between the change (and increase) of the current and the
 15 second strobe.

If the current flowing in or out the pin SP in normal operation is below the $I_{DiagMin}$ level, it is necessary to increase the current above this $I_{DiagMin}$ level to be sure to be able to escape from the error condition. It is good to provide a high margin in the current value, because current is reduced due to leakage current,
 20 higher capacitor C_{ext} or tolerance of the capacitor C_{ext} and so on.

Polarity of the current is changed in such a way that it is tried to "escape" from the error condition (see Fig. 3). If the voltage on the pin SP is below V_{refLO} , which means that the load condition is either short to ground or open load, it is tried to source current from the device pin SP to increase the voltage on the pin
 25 above the V_{refLO} voltage level. If this is possible, the load is in an open load condition. If, however, the voltage is stuck at ground (any voltage level below V_{refLO}), then the load is in a short circuit condition to ground. If the voltage on the pin SP is above V_{refHI} , which means that the load condition is either short to the power supply or open load, it is tried to sink current into the device pin SP to
 30 decrease the voltage on the pin below the V_{refHI} voltage. If this is possible, the load is in an open load condition. If, however, the voltage is stuck at the power

supply level, or any voltage level above V_{refHI} , then the load is in a short circuit condition to the power supply.

Table II gives an overview of possible actions during diagnosis phase IIa.

| Phase I (Strobe 1) | | Current polarity Phase IIa |
|--------------------|-------------------|-------------------------------|
| OUT _{HI} | OUT _{LO} | |
| 0 | 0 | No change |
| 1 | 0 | Sink |
| 0 | 1 | Source |

Table II

- 5 After a pre-determined delay, which is needed in order to charge the capacitor C_{ext} connected to the pin SP on the PCB, the output of the two comparators is again strobed (strobe 2 CMP in Fig. 2). A distinction can now be made between the different error conditions, as shown in Table III. It is to be noted that if the second diagnosis phase IIa is enabled, only the results of this
- 10 diagnosis phase IIa are to be used as results of the diagnosis.

| Phase I (Strobe 1) | | Phase IIa (strobe 2) | | Phase IIa Diagnosis result |
|--------------------|-------------------|----------------------|-------------------|-------------------------------|
| OUT _{HI} | OUT _{LO} | OUT _{HI} | OUT _{LO} | |
| 0 | 0 | Nothing done | | Normal operation |
| 1 | 0 | 1 | 0 | Short to power supply |
| 1 | 0 | 0 | X | Open load |
| 0 | 1 | 0 | 1 | Short to ground |
| 0 | 1 | X | 0 | Open load |

Table III

After strobing the comparators output, a reset phase IIb is initiated, during which the polarity of the current is reversed, and during which the higher amplitude level of the current is kept. Thus, current polarity is as in Table IV.

| Phase I (Strobe 1) | | Current polarity Phase IIb |
|--------------------|-------------------|-------------------------------|
| OUT _{HI} | OUT _{LO} | |
| 0 | 0 | No change |
| 1 | 0 | Source |
| 0 | 1 | Sink |

Table IV

The reset phase IIb takes at least the same time as phase IIa to be sure that the charge put in or out the capacitor C_{ext} during the second diagnosis phase IIa is removed.

5 After this delay for the reset phase IIb, the current is reinstated to its original amplitude level and polarity of the programmed current.

The reason for the current reversing and keeping the amplitude level of the current during a certain time higher than the minimum level, as done during the reset phase IIb, is to be able to correctly detect the error in a next measurement cycle. If the current would not be at a high amplitude level during the reset phase
10 IIb, then for small programmed currents in the next measurement cycle no error can be detected, because the voltage on the sensor pin SP will move too slowly due to the external capacitor C_{ext} which is connected directly to the pin SP, as the charge put into this capacitor during the second diagnosis phase IIa is not removed then. This behaviour would be unacceptable.

15 It is to be understood that although preferred embodiments, specific constructions and configurations, as well as materials, have been discussed herein for devices according to the present invention, various changes or modifications in form and detail may be made without departing from the scope and spirit of this invention.

CLAIMS

- 1.- A method for detecting an error condition associated with a load (R_L) or a connection (P) to the load (R_L), comprising:
 during a first diagnosis phase, determining whether the load (R_L) and/or the
 5 connection (P) to the load (R_L) is in a normal operation condition or in an error condition, and
 if it is determined that the load (R_L) and/or the connection (P) to the load (R_L) is in an error condition, during a second diagnosis phase determining an open load condition, short circuit condition to ground or
 10 a short circuit condition to a power supply.
- 2.- A method according to claim 1, wherein the load (R_L) comprises an energy storing element (C_{ext}).
- 3.- A method according to claim 2, the load being in a starting state before the first diagnosis phase, the method further comprising carrying out, after the
 15 second diagnosis phase, a resetting phase for resetting the load to the starting state.
- 4.- A method according to any of the previous claims, wherein the first diagnosis phase comprises monitoring whether a first parameter associated with the load is below a first pre-determined low level or is above a second
 20 pre-determined high level, and if so, reporting that the load is in an error condition.
- 5.- A method according to any of the previous claims, wherein the second diagnosis phase comprises changing a second parameter associated with the load so as to escape the error condition.
- 25 6.- A method according to any of claims 3 to 5, wherein the resetting phase comprises changing a third parameter associated with the load.
- 7.- An error detection apparatus for detecting an error condition associated with a load or a connection to the load, comprising:
 first diagnosis means for determining whether the load and/or the
 30 connection to the load are in a normal operation condition or in an error condition, and

second diagnosis means for, if the load and/or the connection to the load is in an error condition, determining an open load condition, short circuit condition to ground or a short circuit condition to power supply.

- 5 8.- An apparatus according to claim 7, wherein the load (R_L) comprises an energy storing element (C_{ext}).
- 9.- An apparatus according to claim 8, for detecting an error condition on the load in a starting state, the apparatus further comprising resetting means for resetting the load to the starting state.
- 10 10.- An apparatus according to any of claims 7 to 9, wherein the first diagnosis means comprises means for monitoring whether a first parameter associated with the load is below a first pre-determined low level or is above a second pre-determined high level, and reporting means for reporting that the load is in an error condition.
- 15 11.- An apparatus according to any of claims 7 to 10, wherein the second diagnosis means comprises means for changing a second parameter associated with the load so as to escape the error condition.
- 12.- An apparatus according to any of claims 9 to 11, wherein the resetting means comprises means for changing a third parameter associated with the load.

ABSTRACT**Method and device for short circuit or open load detection**

5 The present invention provides a method for detecting an error condition associated with a load (R_L) or a connection (P) to the load (R_L). The load (R_L) may comprise an energy storing element (Cext). The method comprises:
during a first diagnosis phase, determining whether the load (R_L) or the connection (P) to the load (R_L) are in a normal operation condition or in an error
10 condition, and
if the load (R_L) or the connection (P) to the load (R_L) is in an error condition, during a second diagnosis phase determining an open load condition, short circuit condition to ground or a short circuit condition to a power supply.

When the load is in a starting state before the first diagnosis phase, the
15 method may further comprise carrying out, after the second diagnosis phase, a resetting phase for resetting the load to the starting state.

The present invention also provides a device for carrying out such error condition detection.

20 + Fig. 1

THIS PAGE BLANK (USPTO)






Fig. 1

**Fig. 2****Fig. 3**